Please contact your Administrator to change your authorization settings.
45635BR
INDIA - Hyderabad, USA - Massachusetts - Boston, USA - Massachusetts - Boxborough, USA - Williston - Vermont
Job Description and Requirements
Synopsys technology is at the heart of innovations that are changing the way we live and work. The Internet of Things. Autonomous cars. Wearables. Smart medical devices. Secure financial services. Machine learning and computer vision. These breakthroughs are ushering in the era of Smart, Secure Everything-where devices are getting smarter, everything's connected, and everything must be secure.
Powering this new era of technology are advanced silicon chips, which are made even smarter by the remarkable software that drives them. Synopsys is at the forefront of Smart, Secure Everything with the world's most advanced tools for silicon chip design, verification, IP integration, and application security testing. Our technology helps customers innovate from Silicon to Software, so they can deliver Smart, Secure Everything.
In this role, you will work on the design, development, and refinement of Multi-Gbps NRZ & PAM4 SERDES IP. You will be part of a fast-growing analog and mixed signal R&D team developing high speed (>100Gbps) analog integrated circuits in the latest FinFET process nodes. Working from SerDes standards to block specifications, you quickly identify potential circuit architectures and successful design strategies. You will work with a cross functional design team of analog and digital designers from a wide variety of backgrounds. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team.
Our Solution IP group in Boxborough, Massachusetts is looking for an enthusiastic person to join our team. You will be working with a cross functional team of analog and mixed signal circuit designers from a wide variety of backgrounds on design and methodology. This position requires strong technical experience in full custom analog/mixed-signal circuit design, custom layout, circuit simulations, reliability analysis, post-silicon characterization and a deep understanding of silicon IP design requirements with the ability to lead and train junior engineers to become experts with new methodologies.
Job Responsibilities
- Review SerDes standards to develop analog top and sub-block specifications.
- Ability to lead projects and guide junior engineers.
- Exercise independent judgement to identify and refine circuit architectures to achieve optimal power, area and performance targets.
- Propose design and verification strategies that efficiently use simulator features to ensure highest quality design.
- Oversee physical layout to minimize the effect of parasitics, device stress, and process variation.
- Review and present simulation data for peer and customer review.
- Define and document design features and test plans.
- Propose solutions for post-silicon design updates.
Qualifications
- Bachelor's degree in Electrical Engineering, Computer Engineering, or similar technical field
- BSEE degree and 12-15 years of experience in IC design, or MSEE (or PhD) with 8-12 years of experience.
- Design experience in high speed PHY such as DDR, HBM or SERDES
- In depth familiarity with transistor level circuit design - sound CMOS design fundamentals.
- Detailed design experience with one, and familiarity with several other SerDes sub-circuits: receive equalizers, samplers, voltage/current-mode drivers, serializers, deserializers, voltage-controlled oscillator, phase mixer, delay-locked loop, phase locked loop, bandgap reference, ADC, DAC.
- Familiarity with custom digital design (i.e. high-speed critical paths).
- Understanding of design for reliability (i.e. EM, IR, aging, etc.)
- Understanding of layout effects (i.e. matching, reliability, proximity effects, etc.).
- Experience with tools for schematic entry, physical layout, and design verification.
- Understanding of SPICE simulators and simulation methods.
- Knowledgeable in Verilog-A for analog behavioral modeling and simulation-control/data-capture.
- Experience with TCL, Perl, C, Python, MATLAB, or other scripting languages is desired.
- Hands-on experience with physical layout of high-speed circuits is a plus.
- Good communication and documentation skills
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
Job Category
Engineering
Country
United States
Job Subcategory
Analog Design
Hire Type
Employee
Base Salary Range
$117,000-$204,000
Synopsys maintains a workplace where all personnel, customers, and vendors are treated with dignity, fairness, and respect. We maintain worldwide policies in our Work Rules Policy, which is applicable to all employees in furtherance of these principles. We pride ourselves on providing a healthy and productive work environment that is free from discrimination and harassment based on race, color, religion, gender, gender identity, sexual orientation, marital status, veteran status, age, national origin, citizenship, ancestry, physical or mental disability, pregnancy, medical condition, and any other characteristic protected by law. For applicants and employees with disabilities, we also make reasonable accommodations consistent with applicable laws and regulations. We are each expected to do our part to create a healthy and productive work environment for everyone. This includes bringing issues to management’s attention when you believe certain conditions are distracting from a good work environment. Our Work Rules Policy also allows you to raise concerns with other Synopsys managers. If employees are still unable to resolve their concerns, their disputes may be resolved through our Internal Issue Resolution Process Policy. In addition, all managers and employees in positions of authority have a special obligation to maintain and support a healthy and productive work environment.